Altera Avalon Verification IP Suite User Manual Page 22

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 21
set_irq()
set_irq()
set_irq()Prototype:
Verilog HDL: int interrupt_bit
VHDL: int interrupt_bit, bfm_id, req_if(bfm_id)
Arguments:
voidReturns:
Asserts the interrupt signal and sets the interrupt signal to 1,
regardless of the value you set for Assert IRQ high in the parameter
editor.
Description:
Verilog HDL, VHDLLanguage Support:
Altera Corporation
Avalon Interrupt Source and Interrupt Sink BFMs
Send Feedback
4-3
set_irq()
Page view 21
1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 223 224

Comments to this Manuals

No comments