Altera Avalon Verification IP Suite User Manual Page 169

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 168
signal_min_transaction_queue_size
signal_min_transaction_queue_sizePrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
None.Arguments:
voidReturns:
Triggers when the size of the pending queue falls below the minimum size.Description:
Verilog HDLLanguage support:
Tri-State Conduit BFM
Altera Corporation
Send Feedback
signal_min_transaction_queue_size
12-10
Page view 168
1 2 ... 164 165 166 167 168 169 170 171 172 173 174 ... 223 224

Comments to this Manuals

No comments