Altera Avalon Verification IP Suite User Manual Page 146

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 145
set_enable_c_multiple_packet_per_cycle()
set_enable_c_multiple_packet_per_cycle()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables a coverage point that ensures test coverage for number of transactions
that carry multiple packets per single cycle. It is disabled when packet
transmission is not supported.
Description:
Verilog HDLLanguage support:
set_enable_c_non_valid_ready()
set_enable_c_non_valid_ready()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables a coverage point that ensures test coverage for the assertion of valid
signal with different values for readyLatency.
RL**For more information, refer to the Avalon Interface Specifications .
Description:
Verilog HDLLanguage support:
set_enable_c_non_valid_non_ready()
set_enable_c_non_valid_non_ready()Prototype:
Verilog HDL: Boolean
VHDL: N.A.
Arguments:
voidReturns:
Enables a coverage point that ensures test coverage for the deassertion of
both ready and valid. It is disabled when the ready signal is not supported.
Description:
Verilog HDLLanguage support:
Avalon-ST Monitor
Altera Corporation
Send Feedback
set_enable_c_multiple_packet_per_cycle()
10-10
Page view 145
1 2 ... 141 142 143 144 145 146 147 148 149 150 151 ... 223 224

Comments to this Manuals

No comments