Altera Avalon Verification IP Suite User Manual Page 136

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 135
signal_sink_ready_deassert
signal_sink_ready_deassertPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Signals that sink_ready is deasserted, turning on back pressure.Description:
Verilog HDLLanguage support:
signal_transaction_received
signal_transaction_receivedPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Signals that the transaction has been received and queued.Description:
Verilog HDLLanguage support:
Avalon-ST Sink BFM
Altera Corporation
Send Feedback
signal_sink_ready_deassert
9-10
Page view 135
1 2 ... 131 132 133 134 135 136 137 138 139 140 141 ... 223 224

Comments to this Manuals

No comments