Altera Avalon Verification IP Suite User Manual Page 183

  • Download
  • Add to my manuals
  • Print
  • Page
    / 224
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 182
pop_result()
void pop_result()Prototype:
Verilog HDL: None
VHDL: bfm_id, req_if(bfm_id)
Arguments:
void.Returns:
Removes the result instruction from the queue before querying the contents.Description:
Verilog HDL, VHDLLanguage support:
push_instruction()
void push_instruction()Prototype:
Verilog HDL: None
VHDL: bfm_id, req_if(bfm_id)
Arguments:
voidReturns:
Inserts a new instruction into the queue.Description:
Verilog HDL, VHDLLanguage support:
retrieve_result()
void retrive_result()Prototype:
VHDL:
output ci_data_t value.
Verilog HDL:
output ci_data_t value.
Arguments:
output bfmci_data_t_iddelay.output bfmci_data_t_iddelay.
bfm_id
req_if(bfm_id)
voidReturns:
A simplified API to remove and retrieve results.Description:
Verilog HDL, VHDLLanguage support:
Nios II Custom Instruction Master BFM
Altera Corporation
Send Feedback
pop_result()
14-8
Page view 182
1 2 ... 178 179 180 181 182 183 184 185 186 187 188 ... 223 224

Comments to this Manuals

No comments