Altera Integer Arithmetic IP User Manual Page 61

  • Download
  • Add to my manuals
  • Print
  • Page
    / 157
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 60
Figure 6-9: Systolic Delay Register Implementation of 4 Multipliers
a0
b0
Mult0
result
chainin
chainin
a1
b1
Mult1
a2
b2
Mult2
a3
b3
Mult3
result
+/-
+/-
+/-
+/-
Systolic registers
The sum of four multipliers is expressed in the following equation.
Figure 6-10: Sum of 4 Multipliers
6-8
Systolic Delay Register
UG-01063
2014.12.19
Altera Corporation
ALTERA_MULT_ADD (Multiply-Adder)
Send Feedback
Page view 60
1 2 ... 56 57 58 59 60 61 62 63 64 65 66 ... 156 157

Comments to this Manuals

No comments