Altera Integer Arithmetic IP User Manual Page 109

  • Download
  • Add to my manuals
  • Print
  • Page
    / 157
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 108
Figure 9-8: Systolic Delay Register Implementation of 2 Multipliers
a0
b0
Mult0
result
chainin
a1
b1
Mult1
+/-
+/-
Systolic registers
The sum of two multipliers is expressed in the following equation.
The following figure shows the systolic delay register implementation of 4 multipliers.
9-8
Systolic Delay Register
UG-01063
2014.12.19
Altera Corporation
ALTMULT_ADD (Multiply-Adder)
Send Feedback
Page view 108
1 2 ... 104 105 106 107 108 109 110 111 112 113 114 ... 156 157

Comments to this Manuals

No comments