Altera Integer Arithmetic IP User Manual Page 110

  • Download
  • Add to my manuals
  • Print
  • Page
    / 157
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 109
Figure 9-9: Systolic Delay Register Implementation of 4 Multipliers
a0
b0
Mult0
result
chainin
chainin
a1
b1
Mult1
a2
b2
Mult2
a3
b3
Mult3
result
+/-
+/-
+/-
+/-
Systolic registers
The sum of four multipliers is expressed in the following equation.
Figure 9-10: Sum of 4 Multipliers
UG-01063
2014.12.19
Systolic Delay Register
9-9
ALTMULT_ADD (Multiply-Adder)
Altera Corporation
Send Feedback
Page view 109
1 2 ... 105 106 107 108 109 110 111 112 113 114 115 ... 156 157

Comments to this Manuals

No comments