Altera SoC Embedded Design Suite User Manual Page 179
- Page / 207
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
BSP Setting Type Default Value Description
spl.warm_reset_handshake.SDRAM Boolean True This setting enables the reset
manager to request that the
SDRAM controller puts the
SDRAM device into self-refresh
mode before asserting warm
reset.
spl.boot.FPGA_MAX_SIZE Hexadec
imal
0x10000 This setting specifies the
maximum code (.text
and .rodata) size that can fit
within the FPGA. If the code
build is bigger than the specified
size, a build error is triggered.
(5)
spl.boot.FPGA_DATA_BASE
(6)
Hexadec
imal
0xFFFF0000 This setting specifies the base
location for the data region
(.data, .bss, heap and stack) when
execute on FPGA is enabled.
spl.boot.FPGA_DATA_MAX_SIZE
(7)
Hexadec
imal
0x10000 This setting specifies the
maximum data (.data, .bss, heap
and stack) size that can fit within
FPGA. If the code build is bigger
than the specified size, a build
error is triggered.
spl.debug.DEBUG_MEMORY_ADDR Hexadec
imal
0xFFFFFD00 This setting specifies the base
address for storing preloader
debug information enabled with
the spl.debug.DEBUG_MEMORY_
WRITE setting.
spl.debug.DEBUG_MEMORY_SIZE Hexadec
imal
0x200 This setting specifies the
maximum size used for storing
preloader debug information.
Related Information
Reset Assert Settings on page 7-14
Reset Assert Settings
Table 7-7: spl.reset_assert.<
peripheral_name
>
BSP Setting Default Value
spl.reset_assert.DMA False
spl.reset_assert.GPIO0 False
(5)
.text and .rodata are default memory sections defined by the linker tool in the GCC tool chain.
(6)
.data and .bss are default memory sections defined by the linker tool in the GCC tool chain.
(7)
.data and .bss are default memory sections defined by the linker tool in the GCC tool chain.
7-14
Reset Assert Settings
ug-1137
2013.05.03
Altera Corporation
HPS Preloader User Guide
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Overview 6
- Device Tree Binary 7
- Related Information 10
- Installation Folders 11
- Installing the SoC EDS 11
- Licensing 13
- Activating the License 14
- 5. Click Next 17
- Jumper Settings 21
- Start Eclipse 25
- Create New Project 25
- Set the Linker Script 28
- Write Application Source Code 31
- Build Application 34
- TestProject.axf executable 35
- Debug Application 36
- Create a New Project 45
- Figure 4-6: New Project 46
- Create a Linker Script 48
- Figure 4-14: Settings 55
- Figure 4-16: New Source File 57
- Figure 4-17: New Source File 58
- Figure 4-19: Build Project 60
- Starting the Eclipse IDE 71
- Application Console 76
- Sequence Sample Application 85
- Function 85
- Used Hardware 85
- Libraries APIs 85
- Description 85
- Debugging the Kernel 92
- Configuring Linux 97
- File Name Description 100
- Altera Corporation 101
- Getting Started Guides 101
- Send Feedback 101
- Figure 4-59: Browse Target 105
- 2014.12.15 108
- Getting Started with Tracing 111
- Figure 4-67: Trace Into ETF 112
- FPGA Triggering HPS Example 119
- HPS Triggering FPGA Example 123
- ARM DS-5 Altera Edition 126
- Bare-metal Project Management 127
- Creating Project 130
- Build Settings 134
- Build > Settings 135
- Creating a Project 136
- Figure 5-10: New Project 137
- Baremetal GCC. Click Finish 138
- Linker Script 140
- + Build > Settings 146
- Debugging 147
- Debug Configuration Options 150
- Connection Options 151
- Files Options 156
- Debugger Options 156
- RTOS Awareness 157
- Arguments 158
- Environment 158
- DTSL Options 159
- Cross Trigger Settings 160
- Trace Buffer Settings 161
- Cortex-A9 Settings 162
- STM Settings 163
- ETR Settings 163
- ETF Settings 164
- Embedded Command Shell 165
- HPS Preloader User Guide 166
- Hardware Handoff Files 168
- Using .tcl Scripts 169
- Option Required Description 171
- BSP Settings 174
- 2013.05.03 175
- Reset Assert Settings 179
- Preloader Compilation 180
- Preloader Image Tool 181
- Tool Usage 183
- Output Image Layout 184
- Hardware Library 188
- Feature Description 189
- Subscribe 191
- HPS Flash Programmer 192
- Option Short 193
- Required Description 193
- Supported Memory Devices 196
- Bare-Metal Compiler 198
- SD Card Boot Utility 199
- Tool Options 200
- Linux Compiler 202
- Device Tree Generator 205
- Yocto Plugin 206
- Support and Feedback 207
Related products and manuals for Measuring instruments Altera SoC Embedded Design Suite
(48 pages)© 2020, manymanuals.com. All rights reserved. | 1.357 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals