Altera SoC Embedded Design Suite User Manual download pdf (Page 112)

Figure 4-66: Edit DTSL Options Button

5. In the DTSL windowDTSL dialog box, click Trace Buffer tab and select On Chip Trace Buffer (ETF)

for the Trace capture method.

Figure 4-67: Trace Into ETF

6. In the DTSL dialog box, click the Cortex-A9 tab, and enable tracing for both cores.

ug-1137

2014.12.15

Getting Started with Tracing

4-93

Getting Started Guides

Altera Corporation

Send Feedback

1 2 ... 107 108 109 110 111 112 113 114 115 116 117 ... 206 207

101 Innovation Drive 1
San Jose, CA 95134 1
Contents 2
Overview 6
Device Tree Binary 7
Related Information 10
Installation Folders 11
Installing the SoC EDS 11
Licensing 13
Activating the License 14
5. Click Next 17
Jumper Settings 21
Start Eclipse 25
Create New Project 25
Set the Linker Script 28
Write Application Source Code 31
Build Application 34
TestProject.axf executable 35
Debug Application 36
Create a New Project 45
Figure 4-6: New Project 46
Create a Linker Script 48
Figure 4-14: Settings 55
Figure 4-16: New Source File 57
Figure 4-17: New Source File 58
Figure 4-19: Build Project 60
Starting the Eclipse IDE 71
Application Console 76
Sequence Sample Application 85
Function 85
Used Hardware 85
Libraries APIs 85
Description 85
Debugging the Kernel 92
Configuring Linux 97
File Name Description 100
Altera Corporation 101
Getting Started Guides 101
Send Feedback 101
Figure 4-59: Browse Target 105
2014.12.15 108
Getting Started with Tracing 111
Figure 4-67: Trace Into ETF 112
FPGA Triggering HPS Example 119
HPS Triggering FPGA Example 123
ARM DS-5 Altera Edition 126
Bare-metal Project Management 127
Creating Project 130
Build Settings 134
Build > Settings 135
Creating a Project 136
Figure 5-10: New Project 137
Baremetal GCC. Click Finish 138
Linker Script 140
+ Build > Settings 146
Debugging 147
Debug Configuration Options 150
Connection Options 151
Files Options 156
Debugger Options 156
RTOS Awareness 157
Arguments 158
Environment 158
DTSL Options 159
Cross Trigger Settings 160
Trace Buffer Settings 161
Cortex-A9 Settings 162
STM Settings 163
ETR Settings 163
ETF Settings 164
Embedded Command Shell 165
HPS Preloader User Guide 166
Hardware Handoff Files 168
Using .tcl Scripts 169
Option Required Description 171
BSP Settings 174
2013.05.03 175
Reset Assert Settings 179
Preloader Compilation 180
Preloader Image Tool 181
Tool Usage 183
Output Image Layout 184
Hardware Library 188
Feature Description 189
Subscribe 191
HPS Flash Programmer 192
Option Short 193
Required Description 193
Supported Memory Devices 196
Bare-Metal Compiler 198
SD Card Boot Utility 199
Tool Options 200
Linux Compiler 202
Device Tree Generator 205
Yocto Plugin 206
Support and Feedback 207

Comments to this Manuals

No comments

Altera SoC Embedded Design Suite User Manual Page 112

Comments to this Manuals

Related products and manuals for Measuring instruments Altera SoC Embedded Design Suite