Altera PHY IP Core User's Guide Page 120
- Page / 626
- Table of contents
- BOOKMARKS
Rated. / 5. Based on customer reviews
Figure 2-24: 24 Lanes Bonded Interlaken Link, TX Direction
To show more details, three different time segments are shown with the same zoom level.
24`h000000
24`h000000
24`... 24`hffffff
24`h000000
24`hffffff24`h000000
24`h000000
24`h00000024`hffffff
24`hffffff
24`hffffff 24`h000000
24`h000000
1536`h0123456789abcdef01234567
72`h249249249249249249
24`h000000
24`hffffff
24`...
24`h000000
24`h000000
24`hffffff
24`hffffff
24`h000000
24`h000...
24`h000000
24`h000000
24`h000000
1536`h0123456789abcdef01234567
72`h249249249249249249
24`h000000
24`h000000
24`h000000
24`hffffff
24`hffffff
24`hffffff
1536`h0123456789abcdef01234567
72`h249249249249249249
24`h000000
24`h000000
24`hffffff
24`h000000
24`h000000
24`h000000
24`h000000
1536`hbd212...
pll_locked
tx_analogreset
tx_clkout[0]
tx_clkout
tx_digitalreset
tx_ready[0]
tx_ready
tx_enh_data_valid[0]
tx_enh_data_valid
tx_enh_fifo_full
tx_enh_frame[0]
tx_enh_frame
tx_enh_frame_burst_en[0]
tx_enh_frame_burst_en
tx_parallel_data
tx_control
tx_enh_fifo_empty
tx_enh_fifo_pempty
tx_ready
Asserted
Pre-Fill
Stage
Pre-Fill Completed
Assert burst_en for
All Lanes
Send Data
Based on
FIFO Flags
Figure 2-25: 24 Lanes Bonded Interlaken Link, RX Direction
To show more details, three different time segments are shown with different zoom level.
rx_clkout[0]
rx_digitalreset
rx_ready
rx_enh_blk_lock
rx_enh_frame_lock
rx_enh_fifo_pfull[0]
rx_enh_fifo_pfull
rx_enh_fifo_pempty
rx_enh_fifo_align_clr
rx_enh_fifo_align_val
rx_enh_fifi_rd_en
rx_enh_data_valid
rx_parallel_data
rx_control
24`h00000024`hffffff
24`h000000
24`hffffff
24`h000000
24`h000000
24`h000000
24`h000000
24`h000000
24`h000000
24`h000000
1536`h0100009c0100
240`h0441104411044
24`hffffff
24`hffffff
24`h00000124`h0...
24`h000000
24`hffffff
24`h000000
24`h00...
24`h000000
24`h000000
1536`h0100009c0100009c0100009c0100009c0100009c0100009c0100009c01000
240`h044110441104404411044110441104411044110441104411044110441104411
24`hfffffe
24`h000001
24`h000000
24`hffffff
24`hffffff
24`h000000
24`hffffff
24`hffffff
24`hffffff
24`h000000
24`hffffff
24`h000000
24`hffffff
24`h00..
24`h000000
24`h000000
1536`h01000...
240`h044110...
24`h000000 24`h000000
24`hffffff 24`hffffff24`h00..
24`hffffff 24`hffffff
24`h00..
1536`h1e...
240`h90a... 240`h826...
rx_ready
Asserted
24`h00...
24`hff...
Some Lanes pfull Signal Is Asserted
before All Lanes pempty is Deasserted;
RX Deskew Fails. Need to Realign
Assert align_clr
to Re-Align
All Lanes pfull Low and All
Lanes pempty Deasserted
RX Deskew Complete
Start Reading Data
Based on FIFO Flags
24`h00..
Related Information
• Arria 10 Enhanced PCS Architecture on page 5-18
For more information about Enhanced PCS architecture
• Arria 10 PMA Architecture on page 5-1
For more information about PMA architecture
• Using PLLs and Clock Networks on page 3-49
For more information about implementing PLLs and clocks
• PLLs on page 3-3
PLL architecture and implementation details
UG-01143
2015.05.11
How to Implement Interlaken in Arria 10 Transceivers
2-89
Implementing Protocols in Arria 10 Transceivers
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Device Transceiver Layout 9
- UG-01143 10
- 2015.05.11 10
- Transceiver Bank Architecture 22
- The GX Transceiver Channel 26
- The GT Transceiver Channel 27
- Receiver PMA 28
- DeserializerCDR 28
- Advanced Transmit (ATX) PLL 29
- Fractional PLL (fPLL) 29
- Calibration 30
- • Calibration on page 7-1 31
- • Arria 10 Device Datasheet 31
- Transceiver Design Flow 33
- Configure the PHY IP Core 35
- Generate the PHY IP Core 36
- Select the PLL IP Core 36
- Configure the PLL IP Core 38
- Generate the PLL IP Core 39
- Create Reconfiguration Logic 39
- Connect Datapath 40
- Compile the Design 40
- Verify Design Functionality 41
- Configuration 42
- Protocol Preset 42
- Transceiver Configuration 52
- PMA Parameters 54
- Parameters Value Description 58
- Enhanced PCS Parameters 60
- Standard PCS Parameters 70
- PCS Direct 77
- PMA Ports 80
- Name Direction Clock Domain 84
- Enhanced PCS Ports 85
- Name Bit Functionality 94
- Standard PCS Ports 99
- Name Direction Clock 105
- Description 105
- Related Information 105
- IP Core File Locations 106
- Interlaken 107
- Altera Corporation 108
- Send Feedback 108
- Reset Controller 118
- Design Example 121
- Parameter Value 122
- Ethernet 128
- Rate Match FIFO for GbE 134
- Parameters Value 139
- Transceivers 148
- Parameter Range 151
- Idle Deleted 155
- Before Deletion 155
- After Deletion 155
- 10GBASE-KR PHY IP Core 156
- Name Range Description 162
- Name Value Description 163
- 10GBASE-KR PHY Interfaces 164
- Avalon-MM Register Interface 170
- Creating a 10GBASE-KR Design 192
- Simulation Support 194
- Item Description 195
- Native PHY 197
- Clock and Reset Interfaces 198
- 1G/10GbE PHY Interfaces 206
- Register Definitions 214
- Bit R/W Name Description 215
- Addr Bit R/W Name Description 233
- Creating a 1G/10GbE Design 239
- Design Guidelines 240
- Channel Placement Guidelines 240
- XAUI PHY IP Core 242
- XAUI Supported Features 245
- XAUI PHY Release Information 247
- Device Family Support 248
- Parameterizing the XAUI PHY 249
- XAUI PHY Ports 251
- XAUI PHY Interfaces 251
- Soft PCS 253
- Acronyms 258
- PCI Express (PIPE) 259
- Supported PIPE Features 260
- Gen1/Gen2 Features 261
- Power States Description 262
- Gen3 Features 266
- PCIe Gen3 Capability 267
- Mode Enabled 267
- Gen1 Gen2 Gen3 267
- • PIPE Design Example 275
- Gen1 PIPE Gen2 PIPE Gen3 PIPE 277
- Native PHY IP Ports for PIPE 285
- Figure 2-92: x4 Configuration 294
- Figure 2-93: x8 Configuration 295
- TX PLL Selection for CPRI 300
- Auto-Negotiation 300
- Supported Features for CPRI 301
- Other Protocols 310
- TX Bit Slip 320
- TX Polarity Inversion 320
- RX Bit Slip 320
- RX Polarity Inversion 321
- Word Aligner Manual Mode 323
- RX Bit Reversal 328
- RX Byte Reversal 329
- Parameter Value Description 330
- 8B/10B Encoder and Decoder 333
- 8B/10B TX Disparity Control 334
- TX Bit Reversal 336
- TX Byte Reversal 336
- Arria 10 GT Channel Usage 344
- Transceiver PHY IP 345
- NativeLink Simulation Flow 354
- Define Control Signals Using 356
- Custom Simulation Flow 359
- How to Generate Scripts 361
- Simulator Simulation File Use 362
- PLLs and Clock Networks 364
- ATX PLL IP Core 369
- Parameter Range Description 370
- Parameters Range Description 378
- Instantiating CMU PLL IP Core 386
- CMU PLL IP Core 387
- Input Reference Clock Sources 390
- Receiver Input Pins 392
- Transmitter Clock Network 393
- GT Clock Lines 398
- Clock Generation Block 399
- Transmitter Standard PCS 404
- Transmitter PMA 404
- Clock Generation Block (CGB) 404
- Receiver Standard PCS 406
- Channel Bonding 407
- PMA and PCS Bonding 408
- Skew Calculations 410
- Using PLLs and Clock Networks 412
- Bonded Configurations 416
- Implementing PLL Cascading 420
- Mix and Match Example 422
- When Is Reset Required? 427
- How Do I Reset? 427
- Recommended Reset Sequence 428
- min 20 ns 429
- Status Signals 433
- Control Signals 433
- Arria 10 PMA Architecture 448
- Transmitter Buffer 449
- 85Ω, 100Ω, OFF 450
- Receiver 451
- Receiver Buffer 452
- High Data Rate Mode 454
- Receiver Equalization Modes 459
- Channel PLL 461
- CDR Lock Mode 462
- Loopback 463
- Transmitter Datapath 466
- Interlaken Frame Generator 468
- Interlaken CRC-32 Generator 468
- 0 0 066676767 469
- Pattern Generators 470
- S0 S1 S4 S5 S8 471
- PRBS Output 471
- Scrambler 472
- (tx_clkout) 474
- KR FEC Blocks 475
- Receiver Datapath 476
- Descrambler 477
- Interlaken Frame Synchronizer 477
- PRBS Error 478
- PRBS datain 478
- Interlaken CRC-32 Checker 479
- Enhanced PCS RX FIFO 479
- Case Word Input Output 482
- RX KR FEC Blocks 483
- Byte Serializer 485
- 8B/10B Encoder 487
- RX Polarity Inversion Feature 496
- Rate Match FIFO 496
- 8B/10B Decoder 497
- Byte Deserializer 499
- PIPE Interface 503
- Clock Data Recovery Control 504
- Reconfiguration 505
- Reconfiguration Features 507
- Configuration Files 510
- Bit Position Description 511
- Instance 512
- Arbitration 515
- Direct Reconfiguration Flow 517
- Maximum Pre-Emphasis Settings 518
- Address Bit Values 521
- Switching Transmitter PLL 523
- Switching Reference Clocks 524
- ATX Reference Clock Switching 525
- Ports and Parameters 528
- On-Die Instrumentation 535
- Address Bits Read / 536
- Feature Description 536
- Start Pattern Checker 543
- Embedded Debug Features 544
- Control and Status Registers 545
- PRBS Soft Accumulators 548
- ODI Acceleration Logic 549
- Unsupported Features 562
- Calibration Registers 564
- ATX PLL Calibration Registers 566
- Capability Registers 566
- Power-up Calibration 567
- User Recalibration 569
- Calibration Example 570
- Fractional PLL Recalibration 571
- CDR/CMU PLL Recalibration 571
- PMA Recalibration 571
- Check Calibration Status 574
- Analog Parameter Settings 575
- XCVR_A10_RX_LINK 578
- XCVR_A10_RX_TERM_SEL 579
- XCVR_VCCR_VCCT_VOLTAGE - RX 580
- CTLE Settings 580
- XCVR_A10_RX_ONE_STAGE_ENABLE 582
- VGA Settings 583
- XCVR_A10_RX_ADP_DFE_FXTAP 584
- XCVR_A10_TX_LINK 585
- XCVR_A10_TX_COMPENSATION_EN 586
- XCVR_VCCR_VCCT_VOLTAGE - TX 587
- XCVR_A10_TX_SLEW_RATE_CTRL 587
- Value Description 589
- Transmitter VOD Settings 593
- XCVR_A10_REFCLK_TERM_TRISTATE 594
- LVDS TRISTATE_ON/TRISTATE_OFF 595
- Assign To 595
- Reference clock pin 595
- Subscribe 596
- Chapter Document 607
- Changes Made 607
- Date Version Changes 626
Related products and manuals for Software Altera PHY IP Core
Software Altera UG-01080 User's Guide
(702 pages)
(702 pages)
Software Altera PHY IP Core User's Guide
(230 pages)
(230 pages)
Software Altera UG-01080 User's Guide
(120 pages)
(120 pages)
Software Altera DE2-115 User's Guide
(107 pages)
(107 pages)
Software Altera UG-01080 User's Guide
(484 pages)
(484 pages)
Samsung LA46A750R1F manuali
Manuali dei proprietari e guide per l'utente per Lettori DVD Samsung LA46A750R1F.
We fornisce 1 manuali pdf Samsung LA46A750R1F per scaricare gratuitamente in base al tipo di documento: Manuale Utente
Samsung LA46A750R1F Manuale Utente (107 pagine)
Marchio: Samsung | Categoria: DVD players | Dimensione: 23.61 MB |
Indice
使用 TOOLS 按鈕
10
2008/1/1
20
3:21
20
CONTENT
21
SUBTITLE
21
對模擬頻道進行微調
24
檢查數位訊號強度
25
LNA（低雜訊放大器）
25
移動 調整 返回確認
26
移動
26
移動 調整
32
連接耳機（單獨購買）
33
設置優先選擇語言
39
開關機旋律/娛樂/省電
40
電視機側面板接口
41
編輯輸入源的名稱
42
使用電腦設定電視
44
HDMI IN4
45
已選擇的檔案
47
2已選擇的檔案
49
WISELINK Pro
56
★ ★ ★★ ★ ★
65
使用 Setup 功能表
69
設定 DLNA 網絡
70
ANT 1 IN
70
安裝 DLNA 應用程式
71
使用 DLNA 應用程式
72
使用 DLNA 功能
77
使用電視記憶體中的內容
80
Children
83
網絡連接 － 有線
86
CH /
90
(HDMI-CEC)
93
將電視固定在牆上
97
Preamble
100
Continued
101
NO WARRANTY
102
Più prodotti e manuali per Lettori DVD Samsung
| Modelli | Tipo di Documento |
|---|---|
| DVD-HR773 |
Manuale Utente
Samsung DVD-HR773 Používateľská príručka,
104 pagine
|
| HT-ES420K |
Manuale Utente
Samsung HT-ES420K คู่มือการใช้,
40 pagine
|
| DVD-R125 | Guida Utente Samsung DVD-R125 Betjeningsvejledning, 188 pagine |
| HT-C720 |
Manuale Utente
Samsung HT-C720 Manual de utilizare,
41 pagine
|
| MM-C330D | Manuale Utente Samsung MM-C330 Bruksanvisningar, 61 pagine |
| DVD-P145 |
Manuale Utente
Samsung DVD-P145 User manual,
16 pagine
|
| DVD-P248A |
Manuale Utente
Samsung DVD-P248A User manual,
16 pagine
|
| DVD-M108 |
Manuale Utente
Samsung DVD-M108/XSS User manual,
20 pagine
|
| DVD-M305/XEU |
Manuale Utente
Samsung DVD-M305/XEU User manual,
42 pagine
|
| DVD-E350 |
Manuale Utente
Samsung DVD-E350 Naudotojo gidas,
15 pagine
|
| DVD-VR320 |
Manuale Utente
Samsung DVD-VR320 Kasutusjuhend,
96 pagine
|
| MM-DG36 |
Manuale Utente
Samsung MM-DG36 User manual,
62 pagine
|
| HT-KD800 |
Manuale Utente
Samsung HT-KD800 Руководство пользователя,
91 pagine
|
| DVD-S2000 | Manuale Utente Samsung DVD-S2000 사용자 설명서, 29 pagine |
| HT-TX500 |
Manuale Utente
Samsung HT-TX500 User manual,
74 pagine
|
| HT-X710 |
Manuale Utente
Samsung HT-X710 Kasutusjuhend,
59 pagine
|
| HT-TXQ120 | Manuale Utente Samsung HT-TXQ120 Betjeningsvejledning, 37 pagine |
| DVD-R155 |
Manuale Utente
 
Samsung DVD-R155 Manual de usuario,
151 pagine
|
| MAX-DX55 |
Manuale Utente
Samsung MAX-DX55 Manuel utilisateur,
34 pagine
|
| HT-C655W |
Manuale Utente
Samsung HT-C655W Manual de utilizare [es] ,
48 pagine
|
© 2020, manymanuals.com. All rights reserved. | 0.047 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comments to this Manuals