Many
Manuals
search
Categories
Brands
Home
Altera
Measuring instruments
MAX 10 Clocking and PLL
User Manual
Altera MAX 10 Clocking and PLL User Manual Page 6
Download
Share
Sharing
Add to my manuals
Print
Page
/
86
Table of contents
BOOKMARKS
Rated
.
/ 5. Based on
customer reviews
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
•
PLL cascading
•
Reference clock switchover
•
Drive the analog-to-digital converter (ADC) clock
1-2
PLLs Overview
UG-M10CLKPLL
2015.05.04
Altera Corporation
MAX 10 Clocking and PLL Overview
Send Feedback
1
2
3
4
5
6
7
8
9
10
11
...
85
86
101 Innovation Drive
1
San Jose, CA 95134
1
Contents
2
Altera Corporation
3
Clock Networks Overview
5
Internal Oscillator Overview
5
PLLs Overview
5
• PLL cascading
6
• Reference clock switchover
6
Features
7
Clock Resources
8
Global Clock Network Sources
8
Pin GCLK
9
Global Clock Control Block
10
Input Description
11
Related Information
12
Clock Enable Signals
13
PLL Architecture
14
UG-M10CLKPLL
15
2015.05.04
15
PLL Features
16
PLL Locations
16
Clock Pin to PLL Connections
18
PLL Control Signals
19
Clock Feedback Modes
20
Source Synchronous Mode
21
No Compensation Mode
21
Normal Mode
22
PLL External Clock Output
23
ADC Clock Input from PLL
25
Spread-Spectrum Clocking
25
PLL Programmable Parameters
25
Programmable Phase Shift
26
Clock Switchover
28
Manual Clock Switchover
31
PLL Cascading
32
PLL Reconfiguration
32
Considerations
35
PLLs Design Considerations
36
Guideline: PLL Cascading
37
Guideline: Clock Switchover
37
ALTCLKCTRL IP Core
39
Search for installed IP cores
40
ALTPLL IP Core
43
Block Name
50
Number of Bits
50
Counter Control Bit Total
50
3. Ignore this directory
55
ALTPLL_RECONFIG IP Core
56
Internal Oscillator IP Core
59
ALTCLKCTRL IP Core References
64
ALTCLKCTRL Ports and Signals
65
ALTPLL IP Core References
67
Parameter Value Description
68
ALTPLL Ports and Signals
72
Port Name
73
Condition Description
73
ALTPLL_RECONFIG Parameters
77
Parameter Value Decription
85
Date Version Changes
86
Comments to this Manuals
No comments
Publish
Related products and manuals for Measuring instruments Altera MAX 10 Clocking and PLL
Measuring instruments Altera MAX 10 FPGA User Manual
(26 pages)
Measuring instruments Altera USB-Blaster II User Manual
(22 pages)
Measuring instruments Altera GPIO User Manual
(22 pages)
Measuring instruments Altera LVDS SERDES User Manual
(27 pages)
Measuring instruments Altera MAX 10 FPGA User Manual
(56 pages)
Measuring instruments Altera User Flash Memory User Manual
(33 pages)
Measuring instruments Altera ALTDQ_DQS2 User Manual
(100 pages)
Measuring instruments Altera Avalon Tri-State Conduit Components User Manual
(18 pages)
Measuring instruments Altera Arria V Avalon-MM User Manual
(166 pages)
Measuring instruments Altera Cyclone III FPGA Starter Kit User Manual
(36 pages)
Measuring instruments Altera Arria V Avalon-ST User Manual
(248 pages)
Measuring instruments Altera DDR3 SDRAM High-Performance Controller and ALTMEMP User Manual
(10 pages)
Measuring instruments Altera Arria 10 Avalon-ST User Manual
(275 pages)
Measuring instruments Altera Avalon Verification IP Suite User Manual
(224 pages)
Measuring instruments Altera FFT MegaCore Function User Manual
(50 pages)
Measuring instruments Altera DDR SDRAM High-Performance Controllers and ALTMEMP User Manual
(140 pages)
Measuring instruments Altera Floating-Point User Manual
(157 pages)
Measuring instruments Altera Integer Arithmetic IP User Manual
(157 pages)
Measuring instruments Altera Embedded Peripherals IP User Manual
(336 pages)
Measuring instruments Altera JESD204B IP User Manual
(158 pages)
Print document
Print page 6
Comments to this Manuals