Altera Mentor Verification IP Altera Edition AMBA AXI4-Li User Manual Page 58

  • Download
  • Add to my manuals
  • Print
  • Page
    / 413
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 57
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
58
SystemVerilog Master BFM
get_write_data_ready()
April 2014
get_write_data_ready()
This blocking task returns the value of the write data channel WREADY signal using the ready
argument. It will block for one ACLK period.
Example
// Get the value of the WREADY signal
bfm.get_write_data_ready();
Prototype
task automatic get_write_data_ready
(
output bit ready
);
Arguments
ready The value of the WREADY signal.
Returns
None
Page view 57
1 2 ... 53 54 55 56 57 58 59 60 61 62 63 ... 412 413

Comments to this Manuals

No comments