Altera Mentor Verification IP Altera Edition AMBA AXI4-Li User Manual Page 117

  • Download
  • Add to my manuals
  • Print
  • Page
    / 413
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 116
SystemVerilog Tutorials
Verifying a Slave DUT
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
117
April 2014
Figure 6-2. master_ready_delay_mode = AXI4_VALID2READY
The nondefault configuration (master_ready_delay_mode = AXI4_TRANS2READY)
corresponds to the delay measured from the completion of a previous transaction phase
(*VALID and *READY both asserted). Figure 6-3 shows how to achieve a *READY before
*VALID handshake.
Figure 6-3. master_ready_delay_mode = AXI4_TRANS2READY
*VALID
*READY
ACLK
*_valid_delay = 4
*_ready_delay = 2
*VALID
*READY
ACLK
*_valid_delay = 4
*_ready_delay = 2
Page view 116
1 2 ... 112 113 114 115 116 117 118 119 120 121 122 ... 412 413

Comments to this Manuals

No comments