
Altera Corporation 9β19
January 2005 Stratix GX Transceiver User Guide
Reset Control & Power Down
Figure 9β6. Transmitter Reset Sequence
The waveform in Figure 9β7 shows the functionality of the transmitter
reset sequence shown in Figure 9β6. As described in Table 9β1 on
page 9β3, the pll_areset resets the entire transceiver block, including
both the analog and digital portions of the transmitter and receiver. After
this signal is deasserted, the controller waits until the transmitter PLL is
stable (pll_locked = 1'b1) before deasserting tx_digitalreset.
This ensures that the output of the transmitter PLL is stable before
releasing any of the logic that it feeds.
Start
pll_areset = high
txdigitalreset = high
pll_areset = low
txdigitalreset = high
pll_locked = high
pll_areset = low
txdigitalreset = low
transmit_digitalreset = high
pll_areset = low
txdigitalreset = high
YES
NO
YES
NO
async_reset or sync_reset
Comments to this Manuals