Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore User Manual Page 11

  • Download
  • Add to my manuals
  • Print
  • Page
    / 196
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 10
IP Core
Variation
A B C D E F
Parameter
Enable
1588 PTP
On
Enable
link fault
generatio
n
On On
Enable
TX CRC
insertion
On On On On On
Enable
preamble
passthrou
gh
On On
Enable
alignmen
t EOP on
FCS word
On On On On On
Enable
TX
statistics
On On On On On
Enable
RX
statistics
On On On On On
Enable
KR4
On On
Include
FEC
sublayer
On
Stratix V Resource Utilization for Low Latency 40-100GbE IP Cores
Resource utilization changes depending on the parameter settings you specify in the Low Latency
40-100GbE parameter editor. For example, if you turn on pause functionality or statistics counters in the
LL 40-100GbE parameter editor, the IP core requires additional resources to implement the additional
functionality.
UG-01172
2015.05.04
Stratix V Resource Utilization for Low Latency 40-100GbE IP Cores
1-7
About the Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function
Altera Corporation
Send Feedback
Page view 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 195 196

Comments to this Manuals

No comments