Altera DDR Timing Wizard User Manual Page 81

  • Download
  • Add to my manuals
  • Print
  • Page
    / 92
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 80
Altera Corporation 3–21
November 2007 DDR Timing Wizard User Guide
Using the dtw_timing_analysis.tcl Script
Figure 3–10. Modified Project Settings Window
Decide When to Change Clock Phase Shift
This is applicable to DDR2/DDR SDRAM and RLDRAM II interfaces. In
RLDRAM II interfaces, this only applies for the address/command clock
setting.
When looking at the dtw_timing_analysis.tcl script results, pay attention
to the clocks used. Table 3–3 on page 3–10
has the default clock usage for
the memory controller’s dedicated clocks in 2-PLL mode. However, the
resynchronization or postamble clock may be shared with system clock or
write clock in a 1-PLL mode memory interface. In addition, the
address/command clock typically uses the inverted version of the system
clock.
Page view 80
1 2 ... 76 77 78 79 80 81 82 83 84 85 86 ... 91 92

Comments to this Manuals

No comments